



# Contents

<i>Preface to the Seventh Edition (SIE)</i>	<i>xi</i>
<i>Preface</i>	<i>xv</i>
<b>1. Digital Principles</b>	<b>1</b>
1.1 Definitions for Digital Signals	2
1.2 Digital Waveforms	4
1.3 Digital Logic	8
1.4 Moving and Storing Digital Information	13
1.5 Digital Operations	17
1.6 Digital Computers	22
1.7 Digital Integrated Circuits	26
1.8 Digital IC Signal Levels	32
<i>Summary</i>	35
<i>Glossary</i>	35
<i>Problems</i>	36
<b>2. Digital Logic</b>	<b>40</b>
2.1 The Basic Gates—NOT, OR, AND	40
2.2 Universal Logic Gates—NOR, NAND	48
2.3 AND-OR-Invert Gates	57
2.4 Positive and Negative Logic	59
2.5 Introduction to HDL	61
<i>Summary</i>	68
<i>Glossary</i>	69
<i>Problems</i>	69
<i>Laboratory Experiment</i>	73
<b>3. Combinational Logic Circuits</b>	<b>74</b>
3.1 Boolean Laws and Theorems	75
3.2 Sum-of-Products Method	81
3.3 Truth Table to Karnaugh Map	84
3.4 Pairs, Quads, and Octets	86
3.5 Karnaugh Simplifications	89
3.6 Don't-care Conditions	93
3.7 Product-of-sums Method	95
3.8 Product-of-sums Simplification	98
3.9 Simplification by Quine-McClusky Method	102



3.10	Hazards and Hazard Covers	104	
3.11	HDL Implementation Models	108	
	<i>Problem Solving with Multiple Methods</i>	110	
	<i>Summary</i>	111	
	<i>Glossary</i>	112	
	<i>Problems</i>	112	
	<i>Laboratory Experiment</i>	116	
<b>4.</b>	<b>Data-Processing Circuits</b>		<b>118</b>
4.1	Multiplexers	118	
4.2	Demultiplexers	127	
4.3	1-of-16 Decoder	130	
4.4	BCD-to-decimal Decoders	133	
4.5	Seven-segment Decoders	136	
4.6	Encoders	138	
4.7	Exclusive-OR Gates	141	
4.8	Parity Generators and Checkers	143	
4.9	Magnitude Comparato.	146	
4.10	Read-only Memory	148	
4.11	Programmable Array Logic	154	
4.12	Programmable Logic Arrays	156	
4.13	Troubleshooting with a Logic Probe	158	
4.14	HDL Implementation of Data Processing Circuits	159	
	<i>Problem Solving with Multiple Methods</i>	161	
	<i>Summary</i>	163	
	<i>Glossary</i>	163	
	<i>Problems</i>	164	
	<i>Laboratory Experiment</i>	169	
<b>5.</b>	<b>Number Systems and Codes</b>		<b>171</b>
5.1	Binary Number System	171	
5.2	Binary-to-decimal Conversion	173	
5.3	Decimal-to-binary Conversion	176	
5.4	Octal Numbers	179	
5.5	Hexadecimal Numbers	183	
5.6	The ASCII Code	190	
5.7	The Excess-3 Code	192	
5.8	The Gray Code	193	
5.9	Troubleshooting with a Logic Pulser	194	
5.10	Error Detection and Correction	196	
	<i>Problem Solving with Multiple Methods</i>	198	
	<i>Summary</i>	199	
	<i>Glossary</i>	200	
	<i>Problems</i>	200	
	<i>Laboratory Experiment</i>	205	

**6. Arithmetic Circuits**

- 6.1 Binary Addition 207
- 6.2 Binary Subtraction 211
- 6.3 Unsigned Binary Numbers 212
- 6.4 Sign-magnitude Numbers 214
- 6.5 2's Complement Representation 216
- 6.6 2's Complement Arithmetic 220
- 6.7 Arithmetic Building Blocks 226
- 6.8 The Adder-subtractor 228
- 6.9 Fast Adder 232
- 6.10 Arithmetic Logic Unit 235
- 6.11 Binary Multiplication and Division 237
- 6.12 Arithmetic Circuits Using HDL 237
  - Problem Solving with Multiple Methods* 239
  - Summary* 240
  - Glossary* 241
  - Problems* 241
  - Laboratory Experiment* 243

**7. Clocks and Timing Circuits**

244

- 7.1 Clock Waveforms 244
- 7.2 TTL Clock 249
- 7.3 Schmitt Trigger 250
- 7.4 555 Timer—Astable 253
- 7.5 555 Timer—Monostable 256
- 7.6 Monostables with Input Logic 258
- 7.7 Pulse-forming Circuits 262
  - Problem Solving with Multiple Methods* 264
  - Summary* 265
  - Glossary* 266
  - Problems* 266
  - Laboratory Experiment* 268

**8. Flip-Flops**

270

- 8.1 RS FLIP-FLOPs 271
- 8.2 Gated FLIP-FLOPs 276
- 8.3 Edge-triggered RS FLIP-FLOPs 279
- 8.4 Edge-triggered D FLIP-FLOPs 281
- 8.5 Edge-triggered JK FLIP-FLOPs 283
- 8.6 FLIP-FLOP Timing 285
- 8.7 Edge Triggering through Input Lock Out 286
- 8.8 JK Master-slave FLIP-FLOPs 288
- 8.9 Switch Contact Bounce Circuits 289
- 8.10 Various Representations of FLIP-FLOPs 290
- 8.11 Analysis of Sequential Circuits 293



8.12	Conversion of FLIP-FLOPs: A Synthesis Example	296
8.13	HDL Implementation of FLIP-FLOP	298
	<i>Problem Solving with Multiple Methods</i>	301
	<i>Summary</i>	303
	<i>Glossary</i>	303
	<i>Problems</i>	304
	<i>Laboratory Experiment</i>	306
<b>9.</b>	<b>Registers</b>	<b>308</b>
9.1	Types of Registers	309
9.2	Serial In–serial Out	310
9.3	Serial In–parallel Out	313
9.4	Parallel In–serial Out	316
9.5	Parallel In–parallel Out	320
9.6	Universal Shift Register	324
9.7	Applications of Shift Registers	325
9.8	Register Implementation in HDL	333
	<i>Problem Solving with Multiple Methods</i>	334
	<i>Summary</i>	335
	<i>Glossary</i>	336
	<i>Problems</i>	336
	<i>Laboratory Experiment</i>	339
<b>10.</b>	<b>Counters</b>	<b>341</b>
10.1	Asynchronous Counters	342
10.2	Decoding Gates	346
10.3	Synchronous Counters	349
10.4	Changing the Counter Modulus	357
10.5	Decade Counters	363
10.6	Presetable Counters	368
10.7	Counter Design as a Synthesis Problem	376
10.8	A Digital Clock	381
10.9	Counter Design using HDL	384
	<i>Problem Solving with Multiple Methods</i>	386
	<i>Summary</i>	387
	<i>Glossary</i>	388
	<i>Problems</i>	388
	<i>Laboratory Experiment</i>	390
<b>11.</b>	<b>Design of Synchronous and Asynchronous Sequential Circuits</b>	<b>392</b>
	<b>PART A: Design of Synchronous Sequential Circuit</b>	<b>393</b>
11.1	Model Selection	393
11.2	State Transition Diagram	394
11.3	State Synthesis Table	396
11.4	Design Equations and Circuit Diagram	398
11.5	Implementation using Read Only Memory	400



11.6	Algorithmic State Machine	404	
11.7	State Reduction Technique	409	
<b>PART B: Asynchronous Sequential Circuit 413</b>			
11.8	Analysis of Asynchronous Sequential Circuit	414	
11.9	Problems with Asynchronous Sequential Circuits	417	
11.10	Design of Asynchronous Sequential Circuit	419	
11.11	FSM Implementation in HDL	423	
	<i>Problem Solving with Multiple Methods</i>	425	
	<i>Summary</i>	432	
	<i>Glossary</i>	432	
	<i>Problems</i>	433	
	<i>Laboratory Experiment</i>	435	
<b>12.</b>	<b>D/A Conversion and A/D Conversion</b>		<b>438</b>
12.1	Variable, Resistor Networks	439	
12.2	Binary Ladders	442	
12.3	D/A Converters	447	
12.4	D/A Accuracy and Resolution	454	
12.5	A/D Converter—Simultaneous Conversion	455	
12.6	A/D Converter—Counter Method	458	
12.7	Continuous A/D Conversion	461	
12.8	A/D Techniques	464	
12.9	Dual-slope A/D Conversion	467	
12.10	A/D Accuracy and Resolution	471	
	<i>Summary</i>	472	
	<i>Glossary</i>	473	
	<i>Problems</i>	473	
<b>13.</b>	<b>Memory</b>		<b>476</b>
13.1	Basic Terms and Ideas	477	
13.2	Magnetic Memory	479	
13.3	Optical Memory	483	
13.4	Memory Addressing	486	
13.5	ROMs, PROMs, and EPROMs	491	
13.6	RAMs	496	
13.7	Sequential Programmable Logic Devices	503	
13.8	Content Addressable Memory	506	
	<i>Summary</i>	507	
	<i>Glossary</i>	508	
	<i>Problems</i>	509	
<b>14.</b>	<b>Digital Integrated Circuits</b>		<b>512</b>
14.1	Switching Circuits	513	
14.2	7400 TTL	518	
14.3	TTL Parameters	520	



14.4	TTL Overview	528	
14.5	Open-collector Gates	530	
14.6	Three-state TTL Devices	532	
14.7	External Drive for TTL Loads	534	
14.8	TTL Driving External Loads	537	
14.9	74C00 CMOS	538	
14.10	CMOS Characteristics	541	
14.11	TTL-to-CMOS Interface	544	
14.12	CMOS-to-TTL Interface	546	
14.13	Current Tracers	548	
	<i>Summary</i>	550	
	<i>Glossary</i>	551	
	<i>Problems</i>	552	
<b>15.</b>	<b>Applications</b>		<b>558</b>
15.1	Multiplexing Displays	559	
15.2	Frequency Counters	565	
15.3	Time Measurement	570	
15.4	Using the ADC0804	571	
15.5	Microprocessor-compatible A/D Converters	577	
15.6	Digital Voltmeters	585	
	<i>Summary</i>	591	
	<i>Problems</i>	591	
<b>16.</b>	<b>A Simple Computer Design</b>		<b>593</b>
16.1	Building Blocks	594	
16.2	Register Transfer Language	597	
16.3	Execution of Instructions, Macro and Micro Operations	599	
16.4	Design of Control Unit	602	
16.5	Programming Computer	605	
	<i>Summary</i>	612	
	<i>Glossary</i>	612	
	<i>Problems</i>	613	
Appendix 1:	Binary-Hexadecimal-Decimal Equivalents	615	
Appendix 2:	2's Complement Representation	621	
Appendix 3:	TTL Devices	625	
Appendix 4:	CMOS Devices	628	
Appendix 5:	Codes	630	
Appendix 6:	BCD Codes	633	
Appendix 7:	Overview of IEEE Std. 91-1984, Explanation of Logic Symbols	638	
Appendix 8:	Pinout Diagrams	643	
Appendix 9:	Answers to Selected Odd-Numbered Problems	647	
<b><i>Index</i></b>			<b>672</b>

# Preface to the Seventh Edition (SIE)

The seventh edition of *Digital Principles and Applications* continues with the upgradation of the work started in its previous edition. The job was to build upon the strengths of one of the best introductory and authentic texts in the field of Digital Electronics—its lucid language, down-to-earth approach, detailed analysis and ready-to-use information for laboratory practices. The sixth edition sought improvement primarily by (i) strengthening the design or synthesis aspect that included advanced material, such as a simple computer design, and (ii) incorporating many new topics like Hardware Description Language, Asynchronous Sequential Circuit, Algorithm State Machine chart, Quine-McClusky algorithm, Look Ahead Carry Adder, etc.

The tremendous response to the improvements made in the sixth edition from the academic community prompted us to work on their suggestions and come out with this seventh edition.

## NEW TO THIS EDITION

The seventh edition has been revised extensively and restructured to emphasize new and important concepts in Digital Principles and Applications. This edition increases the depth and breadth of the title by incorporating latest information on existing topics like *Boolean Algebra*, *Schmitt Trigger*, *555 Timer*, *Edge Triggering*, *Memory Cell*, *Computer Architecture*, and also introduces new topics like *Noise Margin*, *Error Detection and Correction*, *Universal Shift Register* and *Content Addressable Memory*.

The most notable change in this edition is the inclusion of two completely new features—*problem solving by multiple methods* and *laboratory experiments*—that will enable the student community develop deeper understanding of the application side of digital principles. *Problem solving by multiple methods* help students in understanding and appreciating different alternatives to reach a solution, without feeling stuck at any point of time. *Laboratory experiments* facilitate experimentation with different analysis and synthesis problems using digital integrated circuits (IC). Each experiment describes its aim, a short reference to theory, apparatus required and different work elements.

## THE BASIC FEATURES

The new edition retains its appeal as a complete self-study guide for a first-level course on Digital Logic and Digital Circuits. It will serve the purpose of a textbook for undergraduate students of CSE, ECE, EEE, Electronics and Instrumentation and IT. It will also be a valuable reference for students of MCA, BCA, DOEACC 'A' Level, as well as BSc/MSc (Computer Science/IT).



The key features are:

- Presence of various applications and lab experiments considering the common digital circuit design employed in industries (e.g., LCD display and ADC0804 operation).
- In-depth coverage of important topics like clock and timing circuits, D/A-A/D conversion, register, counters and memory.
- Tutorial-based approach with section-end self test questions and problem solving through various methods.
- Useful discussion on TTL and CMOS devices and pin diagrams
- Rich Pedagogy
  - 180 Solved Examples
  - 290 Section-end Problems
  - 500 Chapter-end Problems

## COMPREHENSIVE WEBSITE

An important addition to this title is the accompanying website—<http://www.mhhe.com/leach/dpa7>, designed to be an exhaustive Online Learning Centre (OLC). This website contains the following:

### For Students

- Downloadable codes for HDL examples in the book
- Supplementary Reading material

Besides Quine-McClusky code and HDL examples, additional information and discussion on various supplementary materials like five-variable Karnaugh Map and Petrick's Algorithm will be available here. Regular updates on different topics of Digital Electronics will be posted to keep the reader informed about recent changes in this field.

### For Instructors

Instructors who have adopted this textbook can access a password-protected section that offers the following resources.

- Solution manual
- Chapterwise PowerPoint slides with diagrams and notes

## ACKNOWLEDGEMENTS

I would like to acknowledge the inspiration and support I received from Prof. B N Chatterji (Retd.), Prof. R N Pal (Retd.), Prof. R V Rajakumar, Prof. A Chakraborty, Prof. P P Chakraborty, Prof. D Datta, Prof. S Bannerjee, Prof. P K Biswas, Prof. S S Pathak, Prof. S Mukhopadhyaya, Prof. A S Dhar, Prof. I Chakraborty, Prof. P Mandal, Prof. S Mahapatra, Prof. T K Bhattacharya, and all my faculty colleagues at Indian Institute of Technology (IIT) Kharagapur, especially, from the Department of Electronics and Electrical Communication Engineering and G S Sanyal School of Telecommunications. But for the paucity of space, I would have named many others.



Thanks are due to my research students—Mr S Ari, Mr Md Sahidullah, Mr Israj Ali, and Mr A Mandal for their contribution at different stages of development of the edition. I acknowledge the benefit derived from my interaction with different batches of students while teaching the Digital Electronics subject—three years at Institute of Engineering and Management, Kolkata and over six years at IIT Kharagpur.

I am grateful to the esteemed reviewers for their encouraging comments and valuable suggestions for this edition.

**Sunil Mathur**

*Maharaja Agrasen Institute of Technology, New Delhi*

**V Kumar**

*Maharaja Surajmal Institute of Technology, New Delhi*

**Bijoy Bandopadhyay**

*University College of Science & Technology, Kolkata*

**Anita Kanavalli**

*M S Ramaiah Institute of Technology, Bangalore*

I also thank the entire team of Tata McGraw Hill Education, more specifically Vibha Mahajan, Shalini Jha, Ashes Saha, Surbhi Suman, Anjali Razdan and Baldev Raj for their support.

At this point, I humbly remember all my teachers and my father (late) G N Saha who provided me a great learning environment. I also fondly recollect the contributions in my upbringing of Kharagpur Vivekananda Yuva Mahamandal, Vivekananda Study Circle, IIT Kharagpur Campus and Ramakrishna Mission. I must mention the support I always received from my family—my mother, my parents-in-law, my sisters (specially Chhordi), Chhoto Jamaibabu, and last but not the least, my wife, Sanghita, and daughter, Upasana. The effort behind this work was mine but the time was all theirs.

**GOUTAM SAHA**

**Feedback**

Due care has been taken to avoid any mistake in the print edition as well as in the OLC. However, any note on oversight as well as suggestions for further improvement sent at [tmh.csefeedback@gmail.com](mailto:tmh.csefeedback@gmail.com) will be gratefully acknowledged (*kindly mention the title and author name in the subject line*). Also, please report to us any piracy of the book spotted by you.



# Preface

## PURPOSE

The fifth edition of *Digital Principles and Applications* is completely reorganized. It is written for the individual who wishes to learn the *principles* of digital circuits and then *apply* them to useful, meaningful design. Thus the title. The material in this book is appropriate for an introductory course in digital logic in either a computer or an electronics program. It is also appropriate for “self-study” and as a “reference” for individuals working in the field. Emphasis is given to the two most popular digital circuit (IC) families—transistor-transistor logic (TTL) and complementary metal oxide silicon (CMOS) logic. Many of these individual ICs are discussed in detail, and pinouts for more than 60 digital IC chips are summarized in Appendix 8. Standard logic symbols are used along with the new IEEE standard logic. A review of the new IEEE symbols is given in the appendix.

## BACKGROUND

It is not necessary to have a background in electronics to study this text. A familiarity with Ohm’s law and voltage and current in simple dc resistive circuits is helpful but not required. If you have no desire to learn about electronics, you can skip Chap. 13. To the extent possible, the remaining chapters are written to be independent of this material. If you have not studied electronics, Chap. 13 will provide the necessary background for you to converse successfully with those who have. Study it any time after Chap. 1. For “old-times” who have studied electronics, Chap. 13 will provide a good review and perhaps a new and valuable point of view. In any case, the material in Chap. 13 will certainly enhance both the knowledge and ability of anyone!

## ORGANIZATION

Each chapter begins with a contents that lists the subjects in each section. The contents listing is followed by a list of chapter objectives. At the end of each chapter section are review questions, called self-tests, which are intended to be a self-check of key ideas and concepts. At the end of each chapter, answers are supplied for the self-tests. A summary and a glossary are provided at the end of each chapter. In any subject area, there are many terms and concepts to be learned. The summary and glossary will provide you with the opportunity to be sure that you understand the *exact* meaning of these terms, phrases, and abbreviations. The end-of-chapter problems are arranged according to chapter sections. The problems reinforce ideas and concepts presented and allow you to apply them on your own. Solu-



tions to selected odd-numbered problems are given at the end of the book. In addition, the appendix contains reference material that will be useful from time to time.

## **LABORATORY EXPERIMENTS**

A complete set of experiments keyed to this text is available in a laboratory manual, *Experiments for Digital Principles*.

**DONALD P. LEACH**  
**ALBERT PAUL MALVINO**

# Visual Walkthrough

## OBJECTIVES

- ◆ State machine design using Moore model and Mealy model
- ◆ State transition diagram and preparation of state synthesis table
- ◆ Derivation of design equation from state synthesis table using Karnaugh map
- ◆ Circuit implementation: flip-flop based approach and ROM based approach
- ◆ Use of Algorithmic State Machine chart
- ◆ State reduction techniques
- ◆ Analysis of asynchronous sequential circuit
- ◆ Problems specific to asynchronous sequential circuit
- ◆ Design issues related to asynchronous sequential circuit

Design problem normally starts with a word description of input output relation and ends with a circuit diagram having sequential and combinatorial logic elements. The word description is first converted to a state transition diagram or Algorithmic State Machine (ASM) chart followed by preparation of state synthesis table. For flip-flop based implementation, excitation tables are used to generate design equations through Karnaugh Map. The final circuit diagram is developed from these design equations. In Read Only Memory (ROM) based implementation, excitation tables are not required however, flip-flops are used as delay elements. In this chapter, we show how these techniques can be used in sequential circuit design.

There are two different approaches of state machine design called Moore model and Mealy model. In Moore model circuit outputs, also called primary outputs are generated solely from secondary outputs or memory values. In Mealy model circuit inputs, also known as primary inputs combine with memory elements to generate circuit output. Both the methods are discussed in detail in this chapter.

In general, sequential logic circuit design refers to synchronous clock-triggered circuit because of its design and implementation advantages. But there is increasing attention to asynchronous sequential logic

## Chapter Objective

Every chapter opens with a set of chapter objectives.

**Benefits:** These provide a quick look into the concepts that will be discussed in the chapter.

## Examples

Every chapter contains several worked out examples totalling to 180 in the book.

**Benefits:** These will guide the students while understanding the concepts and working out the exercise problems.

### Example 4.2

(a) Realize  $Y = A'B + B'C + ABC$  using an 8-to-1 multiplexer. (b) Can it be realized with a 4-to-1 multiplexer?

#### Solution

(a) First we express  $Y$  as a function of minterms of three variables. Thus:

$$Y = AB + B'C + ABC$$

$$Y = A'B(C + C) + B'C(A + A) + ABC(A + A + X + X + 1)$$

$$Y = A'B'C + A'BC' + A'BC + AB'C + ABC$$

Comparing this with equation of 8 to 1 multiplexer, we find by substituting  $D_0 = D_2 = D_3 = D_4 = D_7 = 1$  and  $D_1 = D_5 = D_6 = 0$  we get given logic relation.

(b) Let variables  $A$  and  $B$  be used as selector in 4 to 1 multiplexer and  $C$  as input. The 4-to-1 multiplexer generates 4 minterms for different combinations of  $AB$ . We rewrite given logic equation in such a way that all these terms are present in the equation.

$$Y = A'B + B'C + ABC$$

$$Y = A'B + B'C(A + A) + ABC(A + A + X + X + 1)$$

$$Y = A'B'C + A'BC + A'BC + A'BC + A'BC + ABC$$

Compare above with equation of a 4-to-1 multiplexer. We use  $D_0 = C$ ,  $D_1 = 1$ ,  $D_2 = C$  and  $D_3 = C$  generates the given logic function.

### Example 4.3

Design a 32-to-1 multiplexer using two 16-to-1 multiplexers and one 2-to-1 multiplexer.

**Solution** The circuit diagram is shown in Fig. 4.3b. A 32-to-1 multiplexer requires  $\log_2 32 = 5$  select lines say,  $ABCDE$ . The lower 4 select lines  $BCDE$  choose 16-to-1 multiplexer output. The 2-to-1 multiplexer chooses one of the output of two 16-to-1 multiplexers depending on what appears in the 5<sup>th</sup> select line,  $A$ .




Fig. 4.3 Realization of higher order multiplexers using lower orders.



### 4.14 HDL IMPLEMENTATION OF DATA PROCESSING CIRCUITS

We start with hardware design of multiplexers using Verilog code. The data flow model provides a different use of keyword `assign` in the form of

```
assign X = S ? A : B;
```

This statement does following assignment. If  $S = 1$ ,  $X = A$  and if  $S = 0$ ,  $X = B$ . One can use this statement or the logic equation to realize a 2 to 1 multiplexer shown in Fig. 4.2(a) in one of the following ways.

```
module mux2to1 (A, D0, D1, Y);
  input A, D0, D1; /* Circuit shown in Fig. 4.3(a) */
  output Y;
  assign Y = (~A&D0) | (A&D1);
endmodule

module mux2to1 (A, D0, D1, Y);
  input A, D0, D1; /* Circuit shown in Fig. 4.3(b) */
  output Y;
  assign Y = A ? D1 : D0; /* Conditional assignment */
endmodule
```

The behavioral model can be used to describe the 2 to 1 multiplexers in following two different ways, one using `if ... else` statement and the other using `case` statement. The `case` evaluates an expression or a variable that can have multiple values each one corresponding to one statement in the following block. Depending on value of the expression, one of those statements get executed. The behavioral model of 2 to 1 multiplexer in both is given below:

```
module mux2to1 (A, D0, D1, Y);
  input A, D0, D1; /* Circuit shown in Fig. 4.3(a) */
  output Y;
  reg Y;
  always @ (A or D0 or D1)
    if (A==1) Y=D1;
    else Y=D0;
endmodule

module mux2to1 (A, D0, D1, Y);
  input A, D0, D1; /* Circuit shown in Fig. 4.3(b) */
  output Y;
  reg Y;
  always @ (A or D0 or D1)
    case (A)
      0 : Y=D0;
      1 : Y=D1;
    endcase
endmodule
```

### HDL Codes

*New to this edition, HDL, an interesting development in the field of hardware design, has been introduced.*

**Benefits:** *The relevant HDL description and codes are weaved into chapters to help students implement and design digital circuits.*

### Figures

*Figures are used exhaustively in the text.*

**Benefits:** *These illustrate the concepts and methods described for better understanding.*

### Programming a PAL

A PAL is different from a PROM because it has a programmable AND array and a fixed OR array. For instance, Fig. 4.43 shows a PAL with 4 inputs and 4 outputs. The 'x's on the input side are fusible links, while the solid black bullets on the output side are fixed connections. With a PROM programmer, we can burn in the desired fundamental products, which are then ORed by the fixed output connections.




Fig. 4.43 Structure of PAL

SELF-TEST

- Analog signals are (continuous, discrete).
- The operation of a digital circuit is generally considered to be nonlinear. (T or F)
- Write the binary number for the decimal number 7.
- A certain digital circuit is designed to operate with voltage levels of  $-0.2$  Vdc and  $-3.0$  Vdc. If  $H = 1 = -0.2$  Vdc and  $L = 0 = -3.0$  Vdc, is this positive logic or negative logic?
- Refer to Fig. 1.4c and describe the meaning of the terms  $V_{OHmin}$  and  $V_{OLmax}$ .
- Can  $V_i$  ever have a value within the forbidden band in Fig. 1.4c? Explain.
- In Fig. 1.5a,  $H = +5.0$  Vdc and  $L = +1.0$  Vdc. What are the voltage levels between which the rise and fall times are measured?
- What is the value of Duty cycle  $D$  if the waveform in Fig. 1.6b is high for 2 ms and low for 3 ms?
- Refer only to the tri-state buffer symbol in Fig. 1.9c and determine the State of  $V_o$  if both  $G$  and  $V_i$  are low. Check your response with the truth table in Fig. 1.9b. Repeat if both  $G$  and  $V_i$  are high.
- Refer only to the inverting tri-state buffer symbol in Fig. 1.11c and determine the state of  $V_o$  if both  $G$  and  $V_i$  are low. Check your response with the truth table in Fig. 1.11b. Repeat if both  $G$  and  $V_i$  are high.
- For the AND gate in Fig. 1.13c,  $V_1 = H$  and  $V_2 = L$ . What is the state of  $V_o$ ?
- If the AND gate in Fig. 1.13c had an additional input ( $V_3$ ), and  $V_1 = V_2 = H$ , and  $V_3 = L$ , what would be the state of  $V_o$ ? What would it take to produce  $V_o = H$ ?
- If the OR gate in Fig. 1.15c had an additional, input ( $V_3$ ), and  $V_1 = V_2 = H$ , and  $V_3 = L$ , what would be the state of  $V_o$ ? What would it take to produce  $V_o = L$ ?
- Can you think of different ways to construct a digital memory element beginning with "opposite" terms such as on-off, in-out, up-down, right-left, cold-hot, wet-dry, etc.?
- What logic level will appear at  $A$  if the flip-flop in Fig. 1.16 has SET =  $L$  and RESET =  $H$ ?
- Look at the binary representation of the decimal number 9 in Table 1.1. How many bits are there in this binary number? If it is stored in the register in Fig. 1.17, what are the bit values of DCBA?
- If a shift operation requires a time of 1  $\mu$ s to complete, how long would it take to enter an 8-bit number into the parallel register in Fig. 1.18a? How long would it take to enter an 8-bit number into the serial register in Fig. 1.18b?
- When we speak of a microprocessor, what is meant by the term port?
- What binary number will be stored in the counter in Fig. 1.21a if the clock is allowed to run for seven periods?
- How many flip-flops are required to construct a digital counter capable of counting 1000 events?
- State whether or not the ALU in Fig. 1.22 will generate a carry out if the numbers added are: (a) 2 and 3; (b) 5 and 5; (c) 9 and 9.
- What are the digital output levels of the encoder in Fig. 1.26a if only input line 6 is high?

Self-test

A section called Self-Test appears after every section in every chapter.

Benefits: This will help students check their understanding of the concepts discussed in a section before moving on to the next section. Answers to Self-Tests are given at the end of that chapter.

Summary

A Brief summary is provided at the end of the chapters.

Benefits: Summary gives the essence of each chapter in brief and will be helpful for a quick review during the examinations.

SUMMARY

Almost all digital circuits are designed for two-state operation, which means the signal voltage is either at a low level or a high level. Because they duplicate natural processes, digital circuits are often called logic circuits. A gate is a digital circuit with 1 or more inputs but only 1 output. The output is high only for certain combinations of the input signals.

An inverter is called a NOT circuit. It produces an output that is the complement of its input. An OR gate has 2 or more inputs and produces a high output if any input is high. An AND gate has 2 or more inputs and produces a high output only when all inputs are high. Truth tables often use binary 0 for the low state and binary 1 for the high state. The number of entries in a truth table equals  $2^n$ , where  $n$  is the number of inputs.

The overbar is the significant symbol for the NOT operation; the plus sign is the symbol for the OR operation, and the times sign is the symbol for the AND operation. Since the Boolean operations are codes for the OR gate, AND gate and inverter, we can use Boolean algebra to simplify digital circuits. An AND-OR circuit always produces a sum-of-products equation, while the OR-AND circuit results in a product-of-sums equation.

The NOR gate is equivalent to an OR gate followed by an inverter. De Morgan's first theorem says that a NOR gate is equivalent to a bubbled AND gate. Because of De Morgan's first theorem, a bubbled NOR circuit is equivalent to an OR-AND circuit.

The NAND gate represents an AND gate followed by an inverter. De Morgan's second theorem says the NAND gate is equivalent to a bubbled OR gate. Furthermore, a NAND-NAND circuit is equivalent to an AND-OR circuit. The NAND gate is the backbone of the 7400 TTL series because most devices in this family are derived from the NAND-gate design. The NAND gate is a universal gate since any logic circuit can be built with NAND gates only.

With positive logic, binary 1 represents high voltage and binary 0 represents low voltage. Also, positive bias means for high voltage and positive bias for low voltage. With negative logic, binary 1 stands for low voltage and binary 0 for high voltage. In this system, negative bias is equivalent to low voltage and negative bias to high voltage.

With active-level logic, we draw gates and other devices with bubbled pins for active low signals. Also, signal voltages are labeled with abbreviations of statements that describe circuit behavior. An overbar is used on a label whenever the signal is active-low.

Figure 2.45 shows three sets of equivalent gates. Changing from one to the other is accomplished by adding or deleting bubbles and changing AND to OR or OR to AND. The NOR gate and NAND gate equivalents illustrate De Morgan's first and second theorems.



### Glossary

A glossary containing the important definitions and abbreviations is listed at the end of each chapter.

**Benefits:** It helps in memorising the important terms discussed in the chapter.

### GLOSSARY

- **ALU** Arithmetic logic unit.
- **analog signal** A signal whose amplitude can take any value between given limits. A continuous signal.
- **binary number** A number code that uses only the digits 0 and 1 to represent quantities.
- **bipolar** Having two types of charge carriers; a bipolar transistor is *npn* or *ppn*.
- **bit** binary digit.
- **buffer** A digital circuit capable of maintaining a required logic level while acting as a current source or a current sink for a given load.
- **chip** A small piece of semiconductor on which an IC is formed.
- **CMOS** Complementary metal-oxide silicon. An IC using both *n*-channel and *p*-channel field-effect transistors (FETs).
- **CPU** Central processing unit.
- **CRT** Cathode-ray tube.
- **clock** A periodic, rectangular waveform used as a basic timing signal.
- **computer architecture** Microprocessor and other elements building a computer.
- **counter** A digital circuit designed to keep track of (to count) a number of events.
- **decoder** A unit designed to change a digital number into another form.
- **demultiplexer (DEMUX)** A digital circuit that will select only one of many inputs.
- **digital signal** A signal whose amplitude can have only given discrete values between defined limits. A signal that changes amplitude in discrete steps.
- **DIP** Dual-in-line package.
- **DMA** Direct memory access.
- **Duty cycle** For a periodic digital signal, the ratio of high level time to the period or the ratio of low level time to the period.
- **ECL** Emitter-coupled logic.
- **encoder** A unit designed to change a given signal into a digital number.
- **flip-flop** An electronic circuit that can store one bit of a binary number.
- **floppy disk** A magnetically coated disk used to store digital data.
- **gate** A digital circuit having two or more inputs and a single output.
- **handshaking** A "request" to transfer data into or out of a computer, followed by an "acknowledge" signal, allowing data transfer to begin.
- **IC** Integrated circuit.
- **logic circuit** A digital circuit, a switching circuit, or any kind of two-state circuit that duplicates mental processes.
- **LSI** Large-scale integration.
- **memory** The area of a digital computer used to store programs and data.

### PROBLEMS

#### Section 8.1

1. List as many bistable devices as you can think of—either electrical or mechanical. (*Hint:* Magnets, lamps, relays, etc.)
2. Redraw the NOR-gate flip-flop in Fig. 8.3b and label the logic level on each pin for  $R = S = 0$ . Repeat for  $R = S = 1$ , for  $R = 0$  and  $S = 1$ , and for  $R = 1$  and  $S = 0$ .
3. Redraw the NAND-gate flip-flop in Fig. 8.7a and label the logic level on each pin for  $\bar{R} = \bar{S} = 0$ . Repeat for  $\bar{R} = \bar{S} = 1$ , for  $\bar{R} = 1$ , and  $\bar{S} = 0$ , and for  $\bar{R} = 0$  and  $\bar{S} = 1$ .
4. Redraw the NAND-gate flip-flop in Fig. 8.8a and label the logic level on each pin for  $R = S = 0$ . Repeat for  $R = S = 1$ , for  $R = 0$  and  $S = 1$ , and for  $R = 1$  and  $S = 0$ .

#### Section 8.2

5. The waveforms in Fig. 8.50 drive the clocked RS flip-flop in Fig. 8.11. The clock signal goes from low to high at points A, C, E, and G. If Q is low before point A in time:
  - a. At what point does Q become a 1?
  - b. When does Q reset to 0?



Fig. 8.50

6. Use the information in the preceding problem and draw the waveform at Q.
7. Prove that the flip-flop realizations in Fig. 8.12 are equivalent by writing the logic level


8. The waveforms in Fig. 8.51 drive a D latch as shown in Fig. 8.15. What is the value of D stored in the flip-flop after the clock pulse is over?




Fig. 8.51

#### Section 8.3

9. What is the advantage offered by an edge-triggered RS flip-flop over a clocked or gated RS flip-flop?
10. The waveforms in Fig. 8.18d illustrate the typical operation of an edge-triggered RS flip-flop. This circuit was connected in the laboratory, but the R and S inputs were mistakenly reversed. Draw the resulting waveform for Q.
11. An edge-triggered RS flip-flop will be used to produce the waveform Q with respect to the clock as shown in Fig. 8.52a. First, would you use a positive-edge- or a negative-edge-triggered flip-flop? Why? Draw the waveforms necessary at R and S to produce Q.



(a)



(b)

The text contains more than 250 section-end practice problems.

**Benefits:** These will help the students in improving their problem-solving skills.



**PROBLEM SOLVING WITH MULTIPLE METHODS**

**Problem:** Show how data processing circuits can be used to compare two 2-bit numbers,  $A_1, A_0$  and  $B_1, B_0$ , to generate two outputs,  $A > B$  and  $A = B$ .

**Solution:** We can use multiplexers, decoder or simply a 4-bit comparator. The truth table of the above problem is shown in Fig. 4.49.

In Appendix-1, we use two 16 to 1 multiplexers to realize  $A > B$  and  $A = B$  as shown in Fig. 4.50. The variables  $A_1, A_0$  and  $B_1, B_0$  are used as selection inputs as shown. For every selection of input, the

$A_1, A_0$	$B_1, B_0$	$A > B$	$A = B$
00	00	0	1
00	01	0	0
00	10	0	0
00	11	0	0
01	00	1	0
01	01	0	1
01	10	0	0
01	11	0	0
10	00	1	0
10	01	1	0
10	10	0	1
10	11	0	0
11	00	1	0
11	01	1	0
11	10	0	0
11	11	0	1

Fig. 4.49 Truth Table




Fig. 4.50 Solution using 16 to 1 multiplexers

**Multiple Methods**

Each chapter contains numerous problems solved using multiple methods.

**Benefits:** Problem solving by multiple methods helps students in understanding and appreciating different alternatives to reach a solution, without feeling stuck at any point of time.

**Laboratory Experiment**

Each chapter contains a lab experiment.

**Benefits:** Laboratory experiments facilitate experimentation with different analysis and synthesis problems using digital integrated circuits (IC). These give a hands-on experience to the reader.

**LABORATORY EXPERIMENT**




**Aim:** The aim of this experiment is to study D flip-flop and JK flip-flop and use them for analysis of sequential logic circuits.

**Theory:** The truth table of D flip-flop and JK flip-flop are as follows.

C	D	$Q_{n+1}$
0	X	$Q_n$ (Last state)
1	0	0
1	1	1

C	J	K	$Q_{n+1}$	Action
0	0	X	$Q_n$ (Last state)	No change
0	1	X	0	RESET
1	0	X	1	SET
1	1	X	$\bar{Q}_n$ (toggle)	Toggle

Their characteristic equations are:  
 D flip-flop:  $Q_{n+1} = D_n$



JK flip-flop:  $Q_{n+1} = JQ_n + K\bar{Q}_n$

**Apparatus:** 5 VDC Power supply, Multimeter, Bread Board, Clock Generator, and Oscilloscope.

**Work element:** IC 7474 is a dual, edge clocked, D flip-flop with both PRESET and CLEAR input while 7476 is a dual, edge clocked, JK flip-flop that too, has both PRESET and CLEAR input. Verify the truth table of IC 7474 and 7476. Find if it is positive or

